Form PTO-1449 -(Rev. 2-32)	U.S. Department of Commerce Patent & Trademark Office	Atty. Docket No. A7544	Serial No.
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		Applicant: Jörg HENKEL, Tony GIVARGIS, Frank VAHID	
		Filing Date: January 24, 2000	Group:

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub-Class	Filing Date (if appropriate)
		USP 5,481,469	1/2/1996	Brasen, et al.			
		USP 5,870,308	2/9/1999	Dangelo, et al.			
		USP 5,572,436	11/5/1996	Dangelo, et al.			
		USP 5,801,958	9/1/1998	Dangelo, et al.			
		USP 5,696,694	12/9/1997	Khouja, et al.			
		USP 5,682,320	10/28/1997	Khouja, et al.			
		USP 5,838,579	11/17/1998	Olson, et al.			
		USP 5,838,947	11/17/1998	Sarin			
		USP 5,903,476	5/11/1999	Mauskar, et al.			

FOREIGN PATENT DOCUMENTS

		Document	Date	Country	Class	Sub-class	Translation Yes/No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

		A. Raghunathan, S. Dey and N. K. Jha, *Glitch Analysis And Reduction In Register-Transfer-Level Power Optimization*, IEEE Proc. of Design Automation Conference (DAC96), pp. 331-336 (1996).
		A. Chandrakasan, M. Potkonjak, J. Rabaey and R. Brodersen, *Hyper-LP: A System for Power Minimization using Architectural Transformations*, IEEE Proc. of Int'l Conf. on Computer-Aided Design (IC-CAD92), pp. 300-303 (1992).
		G. Lakshminarayana, A. Raghunathan, K. S. Khouri and N. K. Jha, *Common Case Computation: A High-Level Power-Optimizing Technique*, IEEE Proc. of Design Automation Conference (DAC99), pp. 1-6 (June 1999).
		S. Kumar, J. Aylor, B. Johnson and W. Wuif, *Object-Oriented Techniques in Hardware Design*, IEEE Computer, Vol. 27, pp. 64-70 (June 1994).
		F. Mallet, F. Hoed, and J.F. Duboc, *Hardware Architecture Modeling Using an Object-Oriented Method*, Proceedings of the 24th EUROMICRO Conference, pp. 147-153 (August 1998).

EXAMINER: Dwin Craig   DATE CONSIDERED: 10-24-03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Form PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent & Trademark Office	Atty. Docket No. A7544	Serial No.
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		Applicant: Jörg HENKEL, Tony GIVARGIS, Frank VAHID	
		Filing Date: January 24, 2000	Group:

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub-Class	Filing Date (if appropriate)

FOREIGN PATENT DOCUMENTS

		Document	Date	Country	Class	Sub-class	Translation Yes/No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

ꭰꮅꭼ		C. Passerone, R. Passerone, C. Sansoe, J. Martin, A. Sangiovanni-Vincentelli and R. McGeer, *Modeling Reactive Systems in Java,* Proceedings of the Sixth International Workshop on Hardware/Software Codesign, pp. 15-19 (March 1998).
		J. S. Young, J. MacDonald, M. Shilman, A. Tabbara, P. Hilfinger and A. R. Newton, *Design and Specification of Embedded Systems in Java Using Successive Format Refinement,* Proceedings of the Design and Automation Conference, pp. 70-75 (June 1998).
		F. Vahid and T. Givargis, *Incorporating Cores into System-Level Specification,* International Symposium on System Synthesis, pp. 43-48 (December 1998).
		T. Givargis and F. Vahid, *Interface Exploration for Reduced Power in Core-Based Systems,* International Symposium on System Synthesis, pp. 117-122 (December 1998).

EXAMINER: ꭰꮃꮀ ꮯ ꭱꭺꮇꭶ	DATE CONSIDERED: /0-Z4-03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Form PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent & Trademark Office	Atty. Docket No. A7544	Serial No.
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		Applicant: Jörg HENKEL, Tony GIVARGIS, Frank VAHID	
		Filing Date: January 24, 2000	Group:

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub-Class	Filing Date (if appropriate)

FOREIGN PATENT DOCUMENTS

		Document	Date	Country	Class	Sub-class	Translation Yes/No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Examiner			Document
~~DmC~~			T. Givargis, J. Henkel and F. Vahid, *Interface and Cache Power Exploration for Core-Based Embedded System Design,* Submitted to International Conference on Computer Aided Design (November 1999).
		/	W. Fornaciari, D. Sciuto and C. Silvano, *Power Estimation for Architectural Explorations of HW/SW Communication on System-Level Buses,* To be published at HW/SW Codesign Workshop, Rome, pp. 152-156 (May 1999).
			Jue-Hsien Chem, Jean Huang, Lawrence Arledge, Ping-Chung Li and Ping Yang, *Multilevel Metal Capacitance Models for CAD Design Synthesis Systems,* IEEE Electron Device Letters, Vol. 13, No. 1, pp. 32-34 (January 1992).
			B. Payne, *Rapid Silicon Prototyping: Paradigm for Custom System-on-a-Chip Design,* http://www.vlsi.com/velocity (1998).

EXAMINER: DWIN CRAIG   DATE CONSIDERED: 10-24-03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Form PTO-1449 (Rev. 2-32)	U.S. Department of Commerce Patent & Trademark Office	Atty. Docket No. A7544	Serial No.
INFORMATION DISCLOSURE STATEMENT (Use several sheets if necessary)		Applicant: Jörg HENKEL, Tony GIVARGIS, Frank VAHID	
		Filing Date: January 24, 2000	Group:

U.S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub- Class	Filing Date (if appropriate)

FOREIGN PATENT DOCUMENTS

		Document	Date	Country	Class	Sub- class	Translation Yes/No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Dmq	A. Evans, A. Silburt, G. Vrckovnik, T. Brown, M. Dufresne, G. Hall, T. Ho and Y. Liu, *Functional Verification of Large ASICs*, Design Automation Conference, pp. 650-665 (1998).
Dmq	R. Gupta and Y. Zorian, *Introducing Core-Based System Design*, IEEE Design and Test, Vol. 14, No. 4, pp. 15-25 (Oct-Dec 1997).

EXAMINER: ᗪᗯᎥᑎ ᑕᖇᗩᏆᏀ   DATE CONSIDERED: 10-24-03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication.